A 20μW 95dB DR Single-Bit Delta-Sigma Modulator for Portable Measurement Applications
نویسندگان
چکیده
A low power high performance Delta-Sigma modulator for portable measurement applications is presented in this paper. To reduce the power consumption and ensure high performance, a comprehensive system-level design adopting a new method to determine the DC gain value of Operational Transconductance Amplifier (OTA) and considering the effect of 1/f noise is introduced. Besides, a novel power efficient current mirror Class-AB OTA with a fast-settling less-error switched-capacitor common-mode feedback (SC CMFB) circuit is proposed in this design. And the bottom terminal parasitic-effect of Poly-Insulator-Poly (PIP) capacitors is also considered. Therefore, about extra 20% of the capacitance is added to the total capacitance load. In addition, an area-efficient power-efficient resonator is adopted to realize a coefficient of 1/90 for 50% power and 75% area cost reduction over the conventional design. The chip is implemented in a low cost standard 0.35μm CMOS. Its total power is only 20μW at a 1.5V supply, and the measured Dynamic Range (DR) is 95dB over the 1 kHz bandwidth. The designed modulator shows very high Figure-of-Merit (FOM) among the recent low power high performance modulators. Keywords–low power, high performance, Delta-Sigma modulator, switched capacitor circuits
منابع مشابه
A 99-dB DR Fourth-Order Delta-Sigma Modulator for 20-kHz Bandwidth Sensor Applications
A fourth-order single-bit delta–sigma modulator is presented for sensor applications. The loop filter is composed of both feedback and feedforward paths, and the modulator is implemented using fully differential switched-capacitor techniques. A test chip was fabricated in a 0.18-μm standard complementary metal–oxide semiconductor (CMOS) process. The chip core area is 1.22 mm, and its power cons...
متن کاملDecrease in Hardware Consumption and Quantization Noise of Digital Delta-Sigma Modulators and Implementation by VHDL
A new structure is presented for digital delta-sigma modulator (DDSM). Novel architecture decreases hardware consumption, output quantization noise and spurs in Comparison to previous architectures. In order to reduce the delay, power consumption and increase maximum working frequency, the pipelining technique and the carry skip adder are used. Simulation proposed architecture shows that the qu...
متن کاملA Low-Voltage Low-Power Sigma-Delta Modulator for Biomedical Application
A low-voltage low-power discrete time sigma delta modulator for biomedical signal acquisition designed and implemented in 0.18-μm CMOS process is presented in this paper. This sigma delta modulator is designed using cascaded 3rd-order feedback form of integrator with the over sampling ratio (OSR) of 32. The experimental prototype chip achieves 55dB and 60dB dynamic range for 200Hz and 500Hz sig...
متن کاملDesign of a Power/Performance Efficient Single-Loop Sigma-Delta Modulator for Wireless Receivers
In order to design high performance sigma-delta A/D converters, it is essential to estimate the Figure-Of-Merit in the design process. This paper describes the design of a power/performance efficient single-loop multibit sigmadelta modulator for wireless applications. Power dissipation is minimized by optimizing the architecture and by a careful design of analog circuitry. A 3 order 4-bit Σ-∆ m...
متن کاملCascaded Feedforward Sigma-delta Modulator for Wide Bandwidth Applications
A new sigma-delta modulator architecture for wide bandwidth application called cascaded feedforward sigma-delta modulator is proposed in this paper. This sigma-delta modulator is similar to the conventional feedforward summation sigma-delta modulator. The conventional feedforward summation sigma-delta modulator uses multi-bit feedback and therefore a multi-bit digital-to-analog converter (DAC) ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2010